Abstract-A delay element insensitive to power supply and temperature variations become important as circuit speeds increase. A delay element, based on a CMOS thyristor, is proposed in this paper. This thyristor uses current rather than voltage to control the delay, exhibiting a low power supply noise sensitivity of 9.43% and a temperature variation sensitivity of 314 PPM/°C. A technique to cancel the charge sharing effect during switching is incorporated into the delay element to further enhance power supply insensitivity. The delay element is combined with a bandgap reference voltage generator to produce a digitally controlled variable delay line. Simulation results show that the proposed delay element has a lower power supply and temperature sensitivity than a classical chain of inverters. The power consumed by the proposed delay element is lower than an inverter chain, and is much lower than a differential delay element.
I. INTRODUCTION

D
ELAY elements are widely used to manipulate timing in both digital and analog circuits. A delay buffer is often inserted between flip flops to satisfy setup and hold time requirements in digital systems. A self-timed dynamic logic family, such as clockdelayed domino logic, uses a delay element to match the propagation time of the clock to that of the signal. A delay locked loop (DLL) in an analog system uses a voltage controlled delay line (VCDL) for clock synchronization. In switched-capacitor circuits, a delay element is used to generate non-overlapping clock.
The requirement for increasing circuit speed creates a need for a small value delay element with less jitter. A mechanism to reject power supply noise and delay uncertainty due to external temperature variations, therefore, should also be considered in the design of a delay element.
An inverter chain, as shown in Fig. 1 , is the most common circuit architecture for a delay element due to the simplicity and low power consumption. An inverter chain, however, requires multiple inverter stages to produce a large delay. The delay of an inverter is inversely proportional to the power supply (¢ ) and is sensitive to power supply noise. Furthermore, the delay of an inverter chain is sensitive to temperature variations. Other versions of delay elements based on an inverter, such as a current-starved inverter [1] and capacitor-loaded inverter, adds functionality to control the delay value by the voltage, but the power supply noise and temperature sensitivities are degraded as compared to a simple chain of inverters. A differential delay element [2] produces a delay value with less jitter and smaller power supply and temperature variations by using feedback. The feedback circuit, however, requires an OPAMP to generate the bias voltage, increasing the complexity of the delay element and making it more difficult to implement in a low voltage application. A differential delay element consumes static power since the transistors conduct all of the time. The more stages in the delay line, the higher the power consumption, making it impractical to implement a large delay using differential delay elements.
A thyristor is commonly used in high voltage power electronics to switch large amounts of power using a small triggering current. A thyristor usually has three electrodes: an anode, a cathode, and a gate (the control electrode). When the cathode is negatively charged relative to the anode, no current flows until a pulse is applied to the gate. With the arrival of a pulse, the thyristor begins to conduct, and continues to conduct until the voltage between the cathode and anode is reversed or reduced below a certain threshold value.
A thyristor can be used as a delay element in CMOS technologies [3] . Since the delay is controlled by current rather than by voltage, a thyristor-based delay element exhibits high power supply noise rejection and is insensitive to temperature variations. Furthermore, a thyristor-based CMOS delay element consumes less power since the transistors conduct only at the time of switching and do not dissipate static power. A thyristor-based circuit architecture of a delay element is described in [3] . This circuit, however, has a charge sharing problem. Furthermore, any mismatch between the two current sources in this circuit leads to a change in the pulse width of the clock.
Based on a CMOS thyristor, a circuit architecture of a delay element with a charge sharing cancellation technique is proposed and described in this paper. The principle operation of a CMOS thyristor is explained in Section II, followed by a review of the proposed architecture of the delay element and the technique to cancel charge sharing effects. In Section III, a digitally controlled variable delay line based on the proposed circuit is described, and the results of post-layout simulation are presented, followed by a comparison with an inverter chain. Some conclusions are offered in Section IV.
II. CIRCUIT ARCHITECTURE OF CMOS THYRISTOR DELAY ELEMENT
The circuit architecture of a CMOS thyristor is shown in Fig. 2 [3] , where . Note that during the operation of a CMOS thyristor, no current conducts directly from the power supply to ground, and therefore no static power is consumed. . CMOS thyristor delay element originally described in [3] The time required to discharge node
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Combining (1) and (6), the delay of a CMOS thyristor is , the delay element is fairly insensitive to power supply variations. The delay of a CMOS thyristor, therefore, is controlled by the current source`a b d e rather than by the power supply voltage. The CMOS thyristor shown in Fig. 2 can only flip once, i.e., only the rising edge of the clock is delayed. To delay the falling edge of the clock, a complementary CMOS thyristor can be used. The complete delay element, as described in [3] , is composed of two complementary CMOS thyristors, as shown in Fig. 3 are connected to ground, the voltage at node
The amount of delay, therefore, is reduced due to the charge sharing effect. Additionally, the delay circuit shown in Fig. 3 could change the pulse width of the clock due to mismatches between the two current sources. The two current sources`a The circuit architecture shown in Fig. 4(a) is proposed to cancel the charge sharing effect. The timing signal is shown in Fig. 4(b) , where the signal~w To compare the delay characteristics of the proposed CMOS thyristor with an inverter chain, the sensitivity of the delay to the power supply noise is defined as ®°¢
Similarly, the sensitivity of the delay to temperature variations is defined as
The smaller the value of and ² , the less variation of the delay to the power supply noise and temperature variations, respectively.
Delay variations due to the power supply noise are compared in Fig. 7 for the inverter chain and three CMOS thyristor delay elements, where the power supply is varied ¶ 0.3 volts from a nominal value of 3.3 volts. To compare the variation of the delay elements with different delay values, the delay is normalized to the delay value at a nominal power supply (
. The delay variation of the CMOS thyristor delay elements are much smaller than those of the inverter chain with the same power supply noise, as shown in Fig.  7 . The 16 ns CMOS thyristor delay element is preferable since the per cent change in delay caused by a change in the regeneration time s ¢ , which is the delay component affected by the power supply, is the smallest among all of the delay elements. Delay variations due to temperature changes are compared in Fig. 8 , where the temperature is varied from 0°C to 65°C, and the delay is normalized to the nominal delay at 25°C. Delay variations of the CMOS thyristors are smaller than those of inverter chains with the same temperature variation. The sensitivity to power supply noise and temperature variations for the inverter chain and the CMOS thyristors are summarized in Table  I . The power consumed by the CMOS thyristors is also smaller than the inverter chains because CMOS thyristors do not consume static power and have fewer stages than an inverter chain.
The digitally controlled variable delay line (0-31 ns) is compared to the inverter chain in Figs. 9 and 10 for sensitivities to power supply noise and temperature variations, respectively. Since the delay of an inverter chain is inversely proportional to the power supply 
IV. CONCLUSIONS
A circuit architecture for a delay element based on a CMOS thyristor which cancels the charge sharing effect is proposed in this paper. Using current rather than voltage to control the delay, the delay element exhibits a low power supply noise sensitivity of 9.43% and a low temperature variation sensitivity of 314 PPM/°C. Based on CMOS thyristor delay elements and a bandgap voltage reference generator, a digitally controlled variable delay line capable of varying from 0 ns to 31 ns with a step size of 1 ns has been developed and the layout implemented. Post-layout simulation results show that the thyristor-based variable delay line has a much higher power supply noise rejection and lower temperature variation sensitivity than an inverter chain. The power consumption of the variable delay line is also less than that of the inverter chain, and much less than differential delay elements. 
